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The problem: 
Magnetic memory cores, frequently used in digital 
computational equipment, require a source of current 
pulses for drive power. Since the impedance of the 
magnetic core is a function of its direction of satura-
tion, (i.e., information state), the current source must 
present a high impedance to the cores. This is usually 
accomplished by placing a high resistance in series 
with the core. This however, results in extensive power 
loss. In addition, the large number of semiconductor 
switches required decreases the reliability of the cur-
rent source. 
The solution: 
A pulse current source which uses low loss, high Q, 
LC circuits to provide the necessary high impedance. 
Square-loop reactors are used to replace the semicon-
ductor switches. 
How it's done: 
Each of the identical stages of the pulse current 
source serves as a high-impedance current source for 
the next stage. A current pulse is generated in suc-
ceeding stages when switch S 0 is closed. Energy re-
maining at the final stage is returned to the initial 
energy storage capacitor, Co. Since the only energy 
dissipated in the circuit is in the switching resistance 
of the magnetic cores, the system is highly efficient.
The capacitor (C) of each stage will charge through 
the high Q inductor (L), square loop reactor (P), and 
magnetic êore (R) of the preceding stage. When the 
square-loop reactor is in one saturated state it pre-
sents a high impedance to the charging current. The 
leakage current through the square-loop reactor will 
start to change its direction of saturation. The reactor 
switches into opposite saturation just as the capacitor 
becomes fully charged. In this state, the reactor pre-
sents a low impedance to the charge onthe capacitor, 
which allows the capacitor to discharge, thereby de-
veloping a current pulse in the magnetic core. A small 
amount of current also flows back into the preceding 
stage, resetting that reactor to its original state. This 
process will be repeated through all of the stages 
until the discharge of the last capacitor (Ca) recharges 
Co. Due to the losses in the magnetic cores, however, 
Co is not fully charged, and because of diode Di, 
the last reactor (Pn) has not been reset. Co can be 
recharged by closing S, and Pn can be reset by placing 
a separate reset winding on the reactor which could be 
activated by the discharge of Co. 
Notes: 
I. The switches shown can be replaced by electrome-
chanical (relays) or electronic (transistors) ele-
ments.	 (continued overleaf) 
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This invention should be of interest to manufac-
turers of computer memory equipment. 
Inquiries concerning this invention may be di-
rected to:
Technology Utilization Officer 
Langley Research Center 
Langley Station 
Hampton, Virginia 23365 
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Patent status: 
Title to this invention has been waived under the 
provisions of the National Aeronautics and Space 
Act 142 U.S.C. 2457 (f)j to the Stanford Research 
Institute, Menlo Park, California 94025. 
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